An Approach for Matrix Multiplication of 32-Bit Fixed Point Numbers by Means of 16-Bit SIMD Instructions on DSP

نویسندگان

چکیده

Matrix multiplication is an important operation for many engineering applications. Sometimes new features that include matrix should be added to existing and even out-of-date embedded platforms. In this paper, unusual problem considered: how implement of 32-bit signed integers fixed-point numbers on DSP having SIMD instructions 16-bit only. For examined tasks, size may vary from several tens two hundred. The proposed mathematical approach dense rectangular comprises decomposition matrices numbers, four multiplications unsigned via outer product, correction outcome fixed point numbers. Several tricks performance optimization are analyzed. addition, ways block-wise parallel implementations described. An implementation the method by means vector faster than using scalar demonstrates close a theoretically achievable limit. described technique can generalized n-bit handling with n/2-bit integers. conclusion, recommendations practitioners who work various presented.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hardware accelerated approach for floating-point multiplication on 32-bit pipelined RISC-V processor

Implementing hardware support for all extensions of the RISC-V Instruction Set Architecture inside a processor would lead to avoidable area and power consumption for applications that rarely utilize a particular extension. In this paper, authors have first suggested a modified 3-stage pipeline alternative to the ZSCALE processor (32-bit) by UC Berkeley. Subsequently a hardware-accelerated appro...

متن کامل

A DSP-Enhanced 32-Bit Embedded Microprocessor

EISC (Extendable Instruction Set Computer) is a compressed code architecture developed for embedded applications. In this paper, we propose a DSP-enhanced embedded microprocessor based on the 32-bit EISC architecture. We present how we could exploit the special features, and how we could overcome the deficits, of the EISC architecture to accelerate DSP applications with a relatively low hardwar...

متن کامل

Design of 8 Bit, 16 Bit and 32 Bit Lfsr for Pn Sequence Generation Using Vhdl

LFSR (Linear Feedback Shift Register) is commonly employed in various cryptography applications to generate pseudo-random numbers. The overall number of random state produced by the LFSR is determined by the feedback polynomial. LFSR is a shift register in which some of their outputs are taken in exclusive-OR format that forms the feedback path. So it capable to generate maximum of 2-1 random s...

متن کامل

High-speed Curve25519 on 8-bit, 16-bit, and 32-bit microcontrollers

This paper presents new speed records for 128-bit secure elliptic-curve Diffie-Hellman key-exchange software on three different popular microcontroller architectures. We consider a 255-bit curve proposed by Bernstein known as Curve25519, which has also been adopted by the IETF. We optimize the X25519 key-exchange protocol proposed by Bernstein in 2006 for AVR ATmega 8-bit microcontrollers, MSP4...

متن کامل

Modeling Bit Multiplication Blocks for DSP Applications Using VHDL

In this paper, we propose two models of multiplication blocks by using VHDL. The algorithms that are used for writing the models are suitable for high speed multiplication and have regular cellular array structures. We have simplified some equations given in the references and then have written the VHDL model accordingly. Thus, a circuit synthesized by using the models proposed in this paper wi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2022

ISSN: ['2079-9292']

DOI: https://doi.org/10.3390/electronics12010078